**CS2100 Computer Organisation**

**Tutorial #9: Sequential Circuits**

**Answers**

# ***LumiNUS Discussion Questions:***

|  |  |  |
| --- | --- | --- |
|  | *x* | |
|  | 0 | 1 |
| *A* | *C*/0 | *A*/1 |
| *B* | *D*/1 | *B*/0 |
| *C* | *B*/1 | *D*/0 |
| *D* | *C*/0 | *D*/0 |

D1. The state table on the right describes the state transition of a circuit with 4 states *A*, *B*, *C* and *D*, an input *x*, and an output *z*. For example, if the circuit is in state *A* and its input *x* is 0, then it moves into state *C* and generates the output 0 for *z*.

(a) Complete the state diagram below. The label of the arc indicates input/output, hence 1/1 means *x*=1 and *z*=1.

0/0

1/0

0/1

0/1

1/0

0/0

1/0

***x*/*z***

*B*

*C*

*A*

*D*

1/1

(b) Assuming that the circuit starts in state *A*, find the output sequence and state sequence for the input sequence *x* = 100010 (read from left to right). (*x* = 100010 means that initially *x* is 1, then in the next clock *x* is 0, and so on.)

State *Q*: *A A C B D D*

Input *x*: 1 0 0 0 1 0

Next state *Q*+: ***A C B D D C***🡨 required answer

Output *z*: **1 0 1 1 0 0** 🡨 required answer

D2. Match the following state diagrams to the 4 flip-flops: *JK* flip-flop, *D* flip-flop, *RS* flip-flop, and *T* flip-flop. Don’t-care value is indicated by “x”.

(a) *D* flip-flop (b) *SR* flip-flop

0

1

0x

x0

10

01

0

1

0

1

1

0

(c) *T* flip-flop (d) *JK* flip-flop

0

1

0x

x0

1x

x1

0

1

0

0

1

1

**Tutorial Questions**

1. A four-state sequential circuit below consists of a ***T* flip-flop** and a ***D* flip-flop**. Analyze the circuit.

*A'+B*

*A⋅B'*

Clock

*p*

*A*

*B*

*T*

*Clk*

*Q*

*Q'*

*D*

*Clk*

*Q*

*Q'*

1. Complete the state table and hence draw the state diagram.
2. Assuming that the circuit is initially at state 0, what is the final state and the outputs generated after 3 clock cycles?

A state is called a ***sink*** if once the circuit enters this state, it never moves out of that state.

1. How many sinks are there for this circuit?
2. Which is likely to be an unused state in this circuit?

*p* = *A*∙*B + A'*∙*B'*

*TA* = *A*∙*B'*

*DB = A'+B*

**Answers:**

**/1**

**/0**

**/1**

**/0**

**/*p***

0

1

3

2

(a)

|  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- |
| **Present state** | | **Output** | **Flip-flop inputs** | | **Next state** | |
| ***A*** | ***B*** | ***p*** | ***TA*** | ***DB*** | ***A*+** | ***B*+** |
| 0 | 0 | **1** | **0** | **1** | **0** | **1** |
| 0 | 1 | **0** | **0** | **1** | **0** | **1** |
| 1 | 0 | **0** | **1** | **0** | **0** | **0** |
| 1 | 1 | **1** | **0** | **1** | **1** | **1** |

(b) After 3 clock cycles, the circuit is in state 1, and it generated 100 as output.

(c) There are 2 sinks: states 1 and 3.

(d) State 3 is likely to be an unused state.

2. Given the state transition diagram on the right with states *AB* and input *x*, implement the circuit using ***JK* flip-flop**s and the fewest number of logic gates.

1

0

2

1

1

1

0

0

0

Fill in the state table below and draw the circuit. You do not need to follow the simplest SOP expression in your implementation as that might not give you a circuit with the fewest logic gates.

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Present state** | | **Input** | **Next**  **state** | | **Flip-flop *A*** | | **Flip-flop *B*** | |
| ***A*** | ***B*** | ***x*** | ***A*+** | ***B*+** | ***JA*** | ***KA*** | ***JB*** | ***KB*** |
| 0 | 0 | 0 |  |  |  |  |  |  |
| 0 | 0 | 1 |  |  |  |  |  |  |
| 0 | 1 | 0 |  |  |  |  |  |  |
| 0 | 1 | 1 |  |  |  |  |  |  |
| 1 | 0 | 0 |  |  |  |  |  |  |
| 1 | 0 | 1 |  |  |  |  |  |  |
| 1 | 1 | 0 |  |  |  |  |  |  |
| 1 | 1 | 1 |  |  |  |  |  |  |

State 3 is unused. Can you complete the following state diagram with the unused state?

1

0

2

1

1

1

0

0

0

3

A circuit is **self-correcting** if for some reason the circuit enters into any unused (invalid) state, it is able to transit to a valid state after a finite number of transitions. Is your circuit self-correcting, and why?

**Answers:**

Using K-maps to find simplified expressions for flip-flop inputs.

d = don’t care

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Present state** | | **Input** | **Next**  **state** | | **Flip-flop *A*** | | **Flip-flop *B*** | |
| ***A*** | ***B*** | ***x*** | ***A*+** | ***B*+** | ***JA*** | ***KA*** | ***JB*** | ***KB*** |
| 0 | 0 | 0 | **0** | **1** | **0** | **d** | **1** | **d** |
| 0 | 0 | 1 | **1** | **0** | **1** | **d** | **0** | **d** |
| 0 | 1 | 0 | **1** | **0** | **1** | **d** | **d** | **1** |
| 0 | 1 | 1 | **0** | **0** | **0** | **d** | **d** | **1** |
| 1 | 0 | 0 | **0** | **0** | **d** | **1** | **0** | **d** |
| 1 | 0 | 1 | **0** | **1** | **d** | **1** | **1** | **d** |
| 1 | 1 | 0 | **d** | **d** | **d** | **d** | **d** | **d** |
| 1 | 1 | 1 | **d** | **d** | **d** | **d** | **d** | **d** |

*B*

0

1

0

1

d

d

d

d

*x*

*A*

***JA***

*B*

1

0

d

d

0

1

d

d

*x*

*A*

***JB***

*B*

d

d

d

d

1

1

d

d

*x*

*A*

***KA***

*B*

d

d

1

1

d

d

d

d

*x*

*A*

***KB***

***JA = B∙x' + B'∙x* = *B* ⊕ *x JB = A'∙x' + A∙x* = *A* ☉ *x***

***KA =* 1 *KB =* 1**

*J*

*K*

*Clk*

*Q*

*Q'*

*J*

*K*

*Clk*

*Q*

*Q'*

*A*

*B*

*x*

Clock

1

After committing the expressions for the flip-flop inputs, the don’t-care values below are replaced with actual values (in parentheses). The state diagram with the unused state 3 is shown below. It is a self-correcting circuit, since there is an arrow out from state 3 to a used state.

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **Present state** | | **Input** | **Next**  **state** | | **Flip-flop *A*** | | **Flip-flop *B*** | |
| ***A*** | ***B*** | ***x*** | ***A*+** | ***B*+** | ***JA*** | ***KA*** | ***JB*** | ***KB*** |
| 0 | 0 | 0 | **0** | **1** | **0** | **d(1)** | **1** | **d(1)** |
| 0 | 0 | 1 | **1** | **0** | **1** | **d(1)** | **0** | **d(1)** |
| 0 | 1 | 0 | **1** | **0** | **1** | **d(1)** | **d(1)** | **1** |
| 0 | 1 | 1 | **0** | **0** | **0** | **d(1)** | **d(0)** | **1** |
| 1 | 0 | 0 | **0** | **0** | **d(0)** | **1** | **0** | **d(1)** |
| 1 | 0 | 1 | **0** | **1** | **d(1)** | **1** | **1** | **d(1)** |
| 1 | 1 | 0 | **d(0)** | **d(0)** | **d(1)** | **d(1)** | **d(0)** | **d(1)** |
| 1 | 1 | 1 | **d(0)** | **d(0)** | **d(0)** | **d(1)** | **d(1)** | **d(1)** |

3

1

0

2

1

1

1

0

0

0

3

0, 1

3. [AY2018/19 Semester 2 exam]

A sequential circuit goes through the following states, whose state values are shown in decimal:

1

3

5

7

9

6

4

15

13

11

2

The states are represented by 4-bit values *ABCD*. Implement the sequential circuit using a *D* flip-flop for *A*, *T* flip-flops for *B* and *C*, and a *JK* flip-flop for *D*.

(a) Write out the **simplified SOP expressions** for all the flip-flop inputs.

(b) Implement your circuit according to your simplified SOP expressions obtained in part (a). Complete the given state diagram, by indicating the next state for each of the five unused states.

(c) Is your circuit self-correcting? Why?

1

3

5

7

9

6

4

15

13

11

2

0

8

10

12

14

Answers:

|  |  |  |  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| Current state | | | | Next state | | | |  |  |  |  |
| *A* | *B* | *C* | *D* | *DA=A*+ | *B*+ | *C*+ | *D*+ | *TB* | *TC* | *JD* | *KD* |
| 0 | 0 | 0 | 0 | X(0) | X(0) | X(1) | X(0) | X(0) | X(1) | X(0) | X(0) |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | X | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | X |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | X | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | X |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | X | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | X |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | X | 0 |
| 1 | 0 | 0 | 0 | X(1) | X(0) | X(1) | X(0) | X(0) | X(1) | X(0) | X(0) |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | X | 0 |
| 1 | 0 | 1 | 0 | X(1) | X(1) | X(0) | X(0) | X(1) | X(1) | X(0) | X(0) |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | X | 0 |
| 1 | 1 | 0 | 0 | X(1) | X(1) | X(1) | X(0) | X(0) | X(1) | X(0) | X(0) |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | X | 0 |
| 1 | 1 | 1 | 0 | X(0) | X(0) | X(1) | X(1) | X(1) | X(0) | X(1) | X(1) |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | X | 1 |

*DA*

*C*

*B*

*A*

*D*

#### X

#### 0

#### 0

#### 0

#### 0

#### 0

#### 1

#### 0

#### X

#### 1

#### 0

#### X

#### X

#### 1

#### 1

#### X

*TB*

*C*

*B*

*A*

*D*

#### X

#### 0

#### 1

#### 1

#### 0

#### 0

#### 1

#### 1

#### X

#### 0

#### 1

#### X

#### X

#### 0

#### 1

#### X

*DA* = *A*∙*B'* + *A*∙*C'* +*A'*∙*B*∙*C*∙*D*

*TB* = *C*

*TC*

*C*

*B*

*A*

*D*

#### X

#### 1

#### 1

#### 1

#### 1

#### 1

#### 1

#### 1

#### X

#### 1

#### 0

#### X

#### X

#### 1

#### 1

#### X

*TC* = *A*'+ *B*' + *C'*

*JD*

*C*

*B*

*A*

*D*

#### X

#### X

#### X

#### 0

#### 0

#### X

#### X

#### 1

#### X

#### X

#### X

#### X

#### X

#### X

#### X

#### X

*KD*

*C*

*B*

*A*

*D*

#### X

#### 0

#### 0

#### X

#### X

#### 0

#### 0

#### X

#### X

#### 0

#### 1

#### X

#### X

#### 0

#### 0

#### X

*JD* = *B*∙*C*

*KD* = *A*∙*B*∙*C*

*DA* = ***A*∙*B'* + *A*∙*C'* + *A'*∙*B*∙*C*∙*D***

*TB* = ***C***

*TC* = ***A*'+ *B*'+ *C'***

*JD* = ***B*∙*C***

*KD* = ***A*∙*B*∙*C***

1

3

5

7

9

6

4

15

13

11

2

0

8

10

12

14

The circuit is self-correcting as any unused state can transit to a used state after a finite number of cycles.

Question 4 may be skipped if there is not enough time.

4. Pokemone Theme Park offers locker rental to its visitors. Visitors may purchase two types of token: Pokemoney $1 (P$1) and Pokemoney $2 (P$2). A locker’s rental costs P$3. When a visitor deposits P$3 into the locker’s token slot, its door will open.

Design a sequential circuit with states *AB* for the locker’s door using *D* flip-flops. The circuit consists of 4 states representing the amount a visitor has deposited: 0, 1, 2 and 3 (or, in binary, *AB* = 00, 01, 10 and 11). The visitor can deposit only one token at a time. When the circuit reaches the final state 3, it remains in state 3 even if the visitor continues to put tokens into the slot. When the circuit is in state 2 and the visitor deposits a P$2 token, the circuit goes into state 3.

The partial state diagram is shown below. The inputs *x* and *y* represent the P$1 and P$2 tokens respectively. The label on each arrow represents *xy*.

1. Draw and write the missing arrows and labels.

00

01

10

11

00

10

00

00

1. Write the **simplified SOP expressions** for the flip-flop inputs *DA* and *DB*.

**Answers:**

(a)

00

01

10

11

00

10

**01**

**10**

**01**

**10,01**

00

00

**00,01,10**

(b)

*DA* = ***A* + *y* + *B*⋅*x***

*DB* = ***B*⋅*x'* + *B'*⋅*x* + *A*⋅*y* + *A*⋅*x*** or *DB* = ***B*⋅*x'* + *B'*⋅*x* + *A*⋅*y* + *A*⋅*B***

Workings:

*A*

0

1

X

0

0

1

X

1

1

1

X

1

1

1

1

X

*B*

*x*

*y*

*DA*

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| Present state | | Inputs | | Next state | |
| ***A*** | ***B*** | ***x*** | ***y*** | ***A*+** | ***B*+** |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 | X | X |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 | X | X |
| 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | X | X |
| 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | X | X |

or *DB* = *B*⋅*x'* + *B'*⋅*x* + *A*⋅*y* + *A*⋅*B*

*DB* = *B*⋅*x'* + *B'*⋅*x* + *A*⋅*y* + *A*⋅*x*

*A*

0

0

X

1

1

1

X

0

1

1

X

1

1

0

1

X

*B*

*x*

*y*

*DB*

*DA* = *A* + *y* + *B*⋅*x*